AAC / CellSMART HSSI Physical Layer Module
- Specifications
- Ordering Information
- Support Information
- Datasheet
| Common Requirements | |
| Line rate, internal clock | 1 Mbps to 51.2 Mpbs, user selectable for input and output rates |
| Maximum common mode input voltage | -2.85 V to -0.8V |
| Maximum differential input voltage | 1.5 V |
| Balanced Signals | |
| DC line offset | 100 mV max |
| Input sensitivity | < 150 mV |
| Line impedance | 110 ohms |
| Output short circuit current | <= 50 mA |
| Output voltage Vo | 0.59 Vpp < Vo < 1.5 Vpp |
| Rise time & fall time | 0.5 ns <= t <= 2.3 ns |